I. INTRODUCTION
ith the improvement of semiconductor devices, efficiency of power factor correction (PFC) circuits is continuously increasing. One of the most commonly used PFC topologies is the boost PFC which has a high output voltage due to the fact that it is used for universal AC input. For most power distribution systems, subsequent stages after the PFC stage are required to transform the 400V to a specific voltage level of the application. Although the efficiency of the front end boost PFC could be as high as 99%, the overall system efficiency could be suffered when the subsequent converter is operating at non-optimal point, which is especially apparent when resonant converter and wide load range are involved.
Inductive heating and inductive power transfer are common applications that showcase these drawbacks. Resonant stages in these applications are adopted to generate high frequency AC magnetic field for heating or delivering power over a distance. The circuit diagrams are shown in Figure 1 . Since power level in these resonant stages is usually regulated by frequency control, the operating point moves as regulation requirements varies. Under low load condition, the operating frequency moves far away from the operating point which is optimized for full load condition, the circuit would generate large amount of circulating energy exchanged between source and resonant elements, which eventually result efficiency decrease.
For induction cooker circuit shown in Figure 1 (a), without a front PFC stage, the input voltage of the series resonant stage is designed to be a rectified sinusoidal voltage, thus the maximum voltage equal to the peak value of line voltage. For applications like aluminum pan cooker, since the reflected heating resistance is extremely low, operating frequency is pushed far away from the series resonant frequency to limit the current goes through the coil and the device; which results large turn-off loss on the switching devices and high circulating energy, eventually the system efficiency suffers.
For inductive power transfer system used as wireless battery charger shown in Figure 1 For these applications, PFC stage capable of regulating output voltage over wide range can be potential candidate to achieve higher system efficiency. Through varying the output voltage, the load or voltage regulation can be achieved within the PFC stage, thus help to maintain optimal efficiency of resonant stage. Meanwhile, without extra stage, the system is implemented in two stages configuration; the overall system efficiency could be better. In such configuration, PFC stage should decrease output voltage level as load decreases. Thus topology with step-up and step-down capability would be beneficial. The SEPIC converter working at discontinuous conduction mode (DCM) has some merits when used as PFC. Working in voltage follower mode, unity power factor is achieved with constant switching frequency and constant duty; meanwhile, with carefully selected inductances, the input current can stay continuous, which not only leads to better power factor and lower THD value but also relieves the burden of filter design for DCM PFC. When considering switching losses, DCM operation not only helps rectifier diode achieving ZCS turn off, which decreases the turn off loss related to reverse recovery; but also decreases the turn-on loss for the main switch.
It is well know that two inductors could be realized in same magnetic core, which forms coupled inductors for SEPIC converters. Carefully inspection on the coupled inductor model reveals the equivalent inductance can be couple times to self-inductance; and the proportional factor is determined by the coupling coefficient of the two coupled inductors. Based on this, a coupled inductor winding scheme is proposed. With well-designed coupling coefficient, the turns number of input inductor can be reduced, thus conduction loss can be reduced to achieve optimal design when the sum of copper loss and core loss reaches minimum.
To validate the analysis and design procedure, a prototype is built featured with two phases interleaving or bridgeless options. With 120 Vrms AC input, experimental results for 1 kW output in one phase demonstrates the unity power factor and variable output voltage regulation can be achieved within single stage. An interesting characteristic is the non-zero remaining inductor current [5] during interval D 3 T s under DCM mode 1. With the remaining current, current flows through both inductors is continuous while the diode current is discontinuous. One merit of utilizing DCM SEPIC converter as PFC is the input current is continuous conducting while the rectifier diode turns off with zero current.
With state space averaging method or PWM switch model
, the steady state of state variables could be derived, which is summarized in (1) . Boundary criterion between DCM and CCM is derived as (2) . The inductors' current ripple is derived as (3) . 
B. DCM Operation of PFC For SEPIC PFC with diode rectifier-bridge, the input voltage v g and the equivalent load r o seen by the SEPIC output diode [8] are shown in (4) and (5).
Considering input output power balance under unity power factor condition, by replacing R o in equation (1) with r o (5), the averaged input current is derived as (6) . The boundary criterion between CCM and DCM for PFC operation is derived as (7), in which 100% efficiency ( 100% η =
) is assumed; and PFC duty cycle under constant frequency operation is shown in (8) , in which η is the efficiency.
From equation (6), if the operating frequency f s and duty cycle d 1 in a DCM SEPIC converter are kept constant, the average input current in each switching cycle would be proportional to the input voltage. With the control structure shown in Figure 4 , the DCM operation runs the SEPIC PFC in voltage follower approach [8] . It is well known two inductors fed by same voltage waveforms can be coupled on single magnetic core. With coupled inductor, ripples steering phenomenon was first researched in Cuk converter [6] . With general decoupled Tmodel and leakage model of two coupled inductors, which is shown in Figure 5 , following analysis shows the ratio between equivalent inductance and self-inductances is determined by coupling coefficient and mutual inductance. Thus while maintaining input current ripple amplitude same, selfinductance of input inductor in SEPIC converter can be reduced with proper designed mutual inductance, which leads to decreased conduction loss.
In Figure 5 , self-inductances and mutual inductance are modeled as L 1 , L 2 and M. The voltage and current relationship is shown in (9) . The two coupled inductor in SEPIC converter are fed by equal voltage, which means 1
Under this condition, after some algebra transformation (10), the equivalent inductance could be derived as (11) . In which, 
From above equation, it is clear when the mutual inductance M is close to self-inductance L 2 , the equivalent inductance L 1_eq can be amplified couple times to self-inductance L 1 .The amplification ratio is determined by coupling coefficient and mutual inductance. Thus with carefully designed coupling coefficient, self-inductance of input inductor is no longer need be high enough to limit the input current ripple, instead, the equivalent input inductor is supposed to be.
Replacing coupled inductors in SEPIC converter with decoupled T model, the equivalent circuit is shown in Figure 6 . Replacing L 1 , L 2 with L 1_eq , L 2_eq [4] , steady state equations of SEPIC converter with coupled inductors can be derived from (1) to (3) . With duty cycle expression (8), the input current ripple peak to peak value is derived in (12); which shows the maximum peak to peak ripple is determined by power transferred to output. Since continuous conducting input current with low switching ripples is desired, with the ratio of maximum peak to peak ripple over input current amplitude K r , the first constraint on L 1 , L 2 and f s could be derived as (13).
Considering DCM operation, then DCM criterion shown in (7) is the second constraint.
Neglecting voltage ripple on capacitor C x , the ratio of the ripple current in L 1 and L 2 is approximately equal to the inverse ratio of inductances (14). To limit the amplitude of ripple current in L 2 , the inductance ratio between L 1 and L 2 should be selected as low as possible, which forms the third constraint, in which K L is the maximum ratio of ripple currents.
From the inductor energy loss point of view, the inductor design is optimized when the sum of copper loss and core loss reaches minimum. Under PFC operation, the copper loss and core loss of each switching cycle is fluctuating in double line frequency, thus analytical model for core loss estimation is complex [10] . Since core loss is approximately proportional to square of flux swing, which is proportional to square of RMS value of ripple current, a loss equivalent DC-DC converter is adopted to evaluate the inductor loss. By setting DC input voltage equal to RMS value of AC input voltage and also setting DC-DC converter's power level same as PFC, the inductance design is carried out in this loss equivalent DC-DC converter. Based on ferrite material datasheet, core loss estimation formula (15) [11] and copper loss formula (16) are used. The forth constraint on inductances and frequency selection is based on minimizing the total loss.
Considering a 2 kW PFC with two phase interleaving configuration, power transferred in each phase is 1 kW. Design specification is shown in Table I .
According to the four constraints, two ratios K r and K L , and other parameters are selected, which is listed in Table II . 
III. PROLIFERATION OF EFFICIENCY
A. Interleave or Bridgeless Comparing bridgeless structure with two phase interleaving structure, both requires two sets of SEPIC converter; the elimination of half bridge rectifier diodes brings half deduction of diode rectifier conduction loss, which is around 10W loss saving when total output power is 1 kW at low line condition. With same amount of active switches, the two sets SEPIC converter are working in alternate half line cycles for bridgeless configuration, the doubled current stress on each set increases the conduction loss of main switch and two inductors by four times. Thus the merit of removing two diodes is offset by the increased current stress. For this specific application, two phase interleaving structure seems to be more efficient than bridgeless structure.
B. Synchronous Rectifier
Since this high current output PFC is designed to work in DCM, replacing output diodes with synchronous rectifier can result efficiency boost. Meanwhile, zero current turn-off under DCM operation greatly reduces diode switching loss during reverse recovery interval.
From equations (1) and (8) 
C. Coupled inductor with Specified Coupling Coefficient
A coupled inductor winding scheme on E core and the corresponding magnetic reluctance circuit model are shown in Figure 7 . Trough adjusting the distribution of windings, the coupling coefficient between two inductors can be controlled. On the E core, each side legs is utilized by windings of one inductor, while the central leg is shared by both. By adjusting turns ratio on side leg and central leg, the coupling coefficient can be adjusted. Several sets of parameters calculated based on this model are listed in Table III . The parameters are calculated based on ferrite core E65/32/27 3C95; all the three gap distance g a , g c and g b is assumed equal to 3 mm. An implementation of first scheme is shown in Figure 8 ; the corresponding measured results are listed in Table IV . From Figure 8 , with coupled inductor, the total turns number is reduced from 30 (26+4) to 18 (12+6); meanwhile the total magnetic volume is also reduced.
D. Loss Calculation and Efficiency Estimation
Based on the design specification, two 600 V MOSFETs FCH041N60F in parallel are used as main switch; which is also assumed as the synchronous rectifier switch; a 400 V ultrafast soft recovery diode VS-60APU04 is selected as the output rectifier. For the input rectifier stage, GBPC3506W is selected.
For the input rectifier and output rectifier diode, forward voltage drop data is extracted from the datasheet. With curvefitting tools, the forward voltage drops can be estimated as (17) and (18). 
For 120 V rms line input, the loss break down for different output voltage at full load condition are calculated and shown in Figure 9 and Figure 10 . For full load condition, the calculation shows synchronous rectifier results even higher conduction loss than ultrafast diode. The calculated efficiency curves are also shown in Figure 11 . In Figure 9 and Figure 10 , the ESR conduction loss includes inductor winding loss and output capacitor ESR loss. From the losses analysis, conduction losses dominate.at full load condition, which occupies around 85% to 90% of the total losses. From the efficiency curves, through replacing output rectifier diode with SR (two 600 V MOSFETs FCH041N60F in parallel), the efficiency could be improved when load is less than 80%; for full load condition, this benefit is offset by the increased conduction losses.
IV. CONTROLLER DESIGN
With DCM PWM switch model [3] , the equivalent circuits to analyze the small signal transfer function of the converter are illustrated in Figure 12 . Definition of corresponding quantities are listed in (19). 
In Figure 13 , comparison of the bode-plots between the derived transfer function and SIMPLIS simulation result shows two curves are in good agreement.
From the bode plot, it's clear the system is still fourth order. Four poles include two LHP (left half plane) real poles and a pair of LHP complex poles; four zeroes include one LHP ESR real zero, one RHP real zero and a pair of RHP complex zeroes. At low frequency region, the dominating low frequency LHP real pole 1 p s (21) makes the system behave like a first order system. The LHP complex poles and RHP complex zeroes are close to each other and the frequency is related to capacitance of the intermediate capacitor. Increasing capacitance would result these LHP complex poles and zeroes move towards lower frequency region. Combined the effect from the ESR zero, 270 degree phase drop at around 10 kHz is observed. The rest RHP real zero and LHP real pole are located at high frequencies, which are exceeding the switching frequency.
L1=168µH L2=4.2µH fsw=100kHz In Figure 14 , bode plots for different output voltage and different power level are compared. As output power decreases, the low frequency LHP real pole moves towards lower frequency region, which is consistent with equation (21).
For PFC operation, the power drawn from grid is fluctuating in double line frequency. Figure 15 shows the bode plots of the control to output transfer function 1o v d under different input voltage conditions. In which, for same PFC output power, the duty cycle is kept same. Two input voltages are compared, one is the peak value for 110V RMS system; the other is 30V. Also 100% and 10% PFC output power level are compared. For each case, the corresponding equivalent load resistance is calculated with equation (8 
From these bode plots, the control to output transfer function of DCM SEPIC can be approximated with a first order system (23) in low frequency region. ( )
The double line ripple on output voltage brings double line ripple component in the control signal (the duty cycle), which would generate third harmonics in input current and eventually results high THD value. To reduce the amplitude of the third harmonics in the input current, a notch filter could be inserted before the compensator to further attenuate the double line ripple component from the output voltage, which is designed as (25). The parameters are selected as (26). As shown in Figure 16 , with the well-designed Q d and Q n , the notch filter provides extra attenuation on double line frequency ripple. Since the bandwidth of loop gain is limited to 10 Hz, the attenuation at double line frequency will not result any instability issues.
V. EXPERIMENTAL RESULTS
With one phase of the prototype, experimental results are demonstrated in Figure 17 , 18 and 19. With the attenuation from notch filter, THD value at full load condition is greatly reduced to around 2.5%. From the waveforms, unity power factor is achieved; the regulation for 60V to 100V output is also achieved.
In Figure 20 , the efficiency curves with coupled inductors are compared with non-coupled case. For full load condition, since conduction loss dominates, the efficiency boost from coupled inductors can be observed. 
VI. CONCLUSION
For applications like induction cooker and IPT charger, 400V DC bus from boost PFC may not be the best choice. PFC with wide range output voltage regulation capability would be beneficial to boost system efficiency. This paper discussed design work of a 1 kW DCM SEPIC PFC, featured with 60V to 100V DC output; analyzed a winding scheme to control coupling coefficient to reduce conduction loss of the coupled inductor; demonstrated THD reduction effect from the loop design with PR controller. The analysis are verified with experimental results. Improving efficiency of this SEPIC PFC would be the major future work.
